Chelsio T7 DPU Line Launched for 400G Generation

Chelsio T7 DPU Line Launched for 400G Generation

Chelsio T7 DPU Block Diagram Cover
Chelsio is out with a new DPU line targeting later this year as the world transitions to next-generation server platforms. The Chelsio T7 and D7 DPUs are the first DPU offerings from Chelsio, and we wanted to show what the new DPUs will offer, and what the state of development is.

What is a DPU? Background
At STH we have been covering DPUs a lot over the past year and change. For some background reading and watching:

What is a DPU?
STH NIC Continuum
AWS Nitro
AMD-Pensando DPU Deal

These mostly have videos as well but they explain what a DPU is, and why it is different from traditional NICs. The AWS Nitro was really the first to implement this and we recently discussed the market in the AMD-Pensando video.

The short version, however, is that a DPU is a processor that combines a few key characteristics. Among them are:

High-speed networking connectivity (usually multiple 100Gbps-200Gbps interfaces in this generation)
High-speed packet processing with specific acceleration and often programmable logic (P4/ P4-like is common)
A CPU core complex (often Arm or MIPS based in this generation)
Memory controllers (commonly DDR4 but we also see HBM and DDR5 support)
Accelerators (often for crypto or storage offload)
PCIe Gen4 lanes (run as either root or endpoints)
Security and management features (offering a hardware root of trust as an example)
Runs its own OS separate from a host system (commonly Linux, but the subject of VMware Project Monterey ESXi on Arm as another example)

STH Elements Of A DPU Q2 2021
With that, let us evaluate the Chelsio T7 DPU against our DPU framework to see what the company is offering.

Chelsio T7 DPU Line Launched for 400G Generation
Chelsio specializes in high-performance offload NICs and is commonly used by large storage vendors. Transitioning to a DPU in the next generation means that the company can both upgrade its accelerator IP, and offer a new set of features to its customers. Many large OEMs use Chelsio NICs, so this is a big deal.

Chelsio T7 Details
The Chelsio T7 is set to be built on TSMC 12nm to get more density as well as ensure supply which has been a challenge in the industry. For those wondering, NICs tend not to be on leading nodes like a 10nm Intel, 7nm/ 5nm TSMC so 12nm is actually quite advanced for this class of device. That leads to lower power consumption which is important as we have seen some DPUs break 75W already. Chelsio has both versions that will have ARM cores and also versions without Arm cores to lower costs.

Onboard the Chelsio T7 DPUs are high-speed handling 25 to 400GbE speeds. These are PCIe Gen5 x16 devices that can be an endpoint or a root. There is a PCIe Gen4 switch, Arm processors along with DDR5 memory. Chelsio has its dataflow engine and traffic manager instead of a programmable P4 pipeline in this generation. Chelsio has its host of co-processor accelerators and even an Ethernet switch onboard. Overall, we are going to say the Chelsio T7 fits into our DPU category.

Chelsio T7 DPU Block Diagram
There is another version, called the Chelsio D7. This is for computational storage applications and can also do things like attaching to FPGAs or other chips while providing a host of services. This goes up to PCIe Gen5 x16 and can act as an endpoint or root as well. We get a host of accelerators and on-chip RAM along with up to 200GbE speeds. We are going to also call this a DPU.

Chelsio D7 DPU Block Diagram
The Chelsio S7 we are actually going to call a high-end 200GbE capable offload NIC. Here we lose features like the ability to act as a PCIe root, we lose the Arm cores, and this is designed to not use external memory to reduce costs. As a result, we are going to say this fits as an offload NIC in the DPU vs SmartNIC and the STH NIC Continuum Framework. That is somewhat the point since Chelsio is differentiating the T7 and S7 based on their respective feature scopes.

Chelsio S7 Block Diagram
On the subject of features, there are a lot. This is a bit of an eye-chart but Chelsio is focused on providing features like RoCE, iWARP, NVMeoF, NVMe/TCP and more all in a single NIC solution. One of Chelsio’s key value propositions is being able to span the large feature set with a single device rather than require OEMs qualify a different device for NVMeoF and NVMe/TCP for example.

Chelsio T7 D7 Features List
Here are some of the applications that can use the new chips. One can see the FPGA example for specific RTL that Chelsio’s customers may want to implement. There are even NVMe to Ethernet bridges mentioned, similar in concept (but scaled up) to the solution powering the Kioxia EM6 NVMeoF SSD we recently showed.

Chelsio T7 DPU SmartNIC And Computational Storage Applications Updated
A lot of Chelsio’s features will work with the new T7 generation without major updates, but there are a few items that will change:

Chelsio T7 Transition Plan
My sense talking to Chelsio is that we are still a few months from seeing cards. This makes sense because the PCIe Gen5 servers are still many months away. With that said, Chelsio has a giant Intel Stratix 10 FPGA emulation platform that is designed to map all of the gates of the new chip. The goal is that Chelsio and its big OEM customers can have an exact gate-for-gate platform to do development on between now and when there are chips and cards available.

Chelsio T7 Emulation Platform
Please do not confuse these with actual T7 DPUs that will go in systems, but it just looks cool so we decided to keep it in this piece.

Final Words
Overall, the shift to DPUs is happening. It is great to see Chelsio get into the game. We are going to have a lot of DPU content this quarter and year, but in the meantime, feel free to watch the STH NIC Continuum.

Read More
Share this on to discuss with people on this topicSign up on now if you’re not registered yet.



Hey! look, i give tutorials to all my users and i help them!Bio: About:

Leave a Reply

Your email address will not be published. Required fields are marked *